Skip to content
Open access

High-Performance Graph Processing on NVMe SSDs via Chunk-Based Representation and Access

Jul 2026 · ACM Transactions on Storage · 0 citations · 20 references

TL;DR

This paper introduces a novel chunk-based graph representation model, featuring classified and hierarchical vertex storage and chunk layout optimization, to improve I/O utilization and presents a latency-optimized access mechanism featuring user-space asynchronous I/O execution and hotness-aware chunk caching management to accelerate I/O and boost cache efficiency.

Abstract

Existing external graph processing systems struggle with low I/O efficiency, high computational overhead, and substantial development costs on modern NVMe SSDs, due to their reliance on complex loading and computing models that transform random I/Os into sequential access. While in-memory graph systems with general-purpose memory-storage caches (like OS page cache or TriCache) offer improved support for fine-grained I/Os and simplified programming, they often fail to leverage specific graph access patterns, resulting in suboptimal performance. This paper aims to enhance the I/O efficiency of large-scale graph processing on NVMe SSDs. We first introduce a novel chunk-based graph representation model, featuring classified and hierarchical vertex storage and chunk layout optimization, to improve I/O utilization. Additionally, we present a latency-optimized access mechanism featuring user-space asynchronous I/O execution and hotness-aware chunk caching management to accelerate I/O and boost cache efficiency. Our prototype, ChunkGraph, enables flexible graph algorithm implementation and efficient execution. Experiments demonstrate ChunkGraph significantly outperforms existing external graph systems and in-memory graph systems using general-purpose cache subsystems, delivering several-fold speedups on overall performance and superior I/O efficiency.

Read PDF

Similar papers

#graph neural networks Preprint Jul 2026

FAST: A Holistic Framework for Optimizing Memory-I/O, Computation, and Sampling in Temporal GNN Training

FAST is presented, a holistic framework that accelerates end-to-end TGNN training by jointly optimizing sampling, memory I/O, and computation and designs thread-efficient graph operators tailored to sparse temporal subgraphs, improving GPU cache locality and reducing the latency of aggregation and edge softmax.

Yu Cai, Qingrui Zhu, Lei Liu et al. · 0 citations
Jul 2026

DMG: A Scalable and Efficient Memory-Disaggregated Graph Processing System

DMG is presented, the first practical graph processing system on DM, which demonstrates superior system scalability and cache efficiency while delivering high performance and can elastically scale up both compute and memory resources.

Yizou Chen, Tsun-Yu Yang, Zhisheng Hu et al. · 0 citations
Sep 2026

Resource Efficiency and Performance Predictability in A Groupwise, Hardware-Prioritized Cache on NVMe SSDs

Thanks to notable performance and capacity advantages, NVMe SSDs promise an effective cache tier for alleviating the load pressure of back-end storage servers. Compared with DRAM, an NVMe SSD exhibits up to hundreds of times larger capacity but delivers two orders of magnitude smaller bandwidth per gigabyte. This paper...

Miao Cai, Junru Shen, Baoliu Ye · 0 citations
Book Open access Jul 2026

ExCC: External Memory Connected Components on Large Graphs

ExCC is presented, an external-memory CC algorithm that keeps the full graph in host-pinned RAM and streams edge batches to the GPU through a three-phase pipeline of union-find merging and achieves predictable sequential I/O behavior across all phases.

Prajjwal Nijhara, D. Banerjee · 0 citations
Jul 2026

GORIO: GPU-Centered Remote I/O for Graph ANNS over NVMe-oF

GORIO is a system study that extends GPU-centered local I/O to remote storage and specializes the resulting substrate for graph ANNS over NVMe-oF, and demonstrates a concrete GPU-centered remote I/O substrate for graph ANNS.

Gen Zhang, Wenhao Gu, Shang-Rong Huang et al. · 0 citations
Preprint Aug 2026

RVANNS: Mixed-Precision Indexing and Locality-Aware Graph Traversal on RISC-V

RVANNS is presented, an RVV-oriented ANNS engine that jointly optimizes vector representation and graph locality and achieves 3.39x and 4.94x speedups over scalar execution on real 128-bit and 256-bit RVV processors, respectively.

Cheng-Ying Huan, Yudong Liu, Jian-Guo Wang et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.