Skip to content
Open access

GTRCiM: Generic Temperature-Resilient Subthreshold-FeFET Based Compute-in-Memory

Jul 2026 · ACM Transactions on Design Automation of Electronic Systems · 0 citations · 49 references

TL;DR

Subthreshold-FeFET based temperature-resilient 2T-1FeFET and 2FeFET-1T CiM cell designs that address the temperature vulnerability are presented and GTRCiM, a novel generic temperature-resilient CiM design that accommodates both proposed CiM cells and other typical FeFET based cells while maintaining ultra-low-power consumption with subthreshold-FeFETs is proposed.

Abstract

Compute-in-memory (CiM) offers a promising solution to the hardware challenges faced in artificial intelligence (AI) and the Internet of Things (IoT), particularly in tackling the ”memory wall” problem. By leveraging nonvolatile memory (NVM) devices arranged in a crossbar structure, CiM efficiently accelerates multiply-accumulate (MAC) computations, which are essential for neural networks and various AI models. Emerging NVM, i.e., Ferroelectric FET (FeFET), is a particularly appealing choice for constructing ultra-low-power CiM arrays due to its CMOS compatibility, voltage-driven write/read mechanisms and high ION/IOFF ratio. Operating FeFETs in the subthreshold region, i.e., subthreshold-FeFETs, further reduces power, but introduces vulnerability to temperature drift, leading to potential accuracy degradation. In this paper, we present subthreshold-FeFET based temperature-resilient 2T-1FeFET and 2FeFET-1T CiM cell designs that address the temperature vulnerability. These two cells leverage feedback mechanisms to minimize the output current fluctuations caused by temperature drift. We further propose GTRCiM, a novel generic temperature-resilient CiM design that accommodates both our proposed CiM cells and other typical FeFET based cells while maintaining ultra-low-power consumption with subthreshold-FeFETs. By incorporating an additional column of the CiM array as a reference, and leveraging the temperature-resilient cell design, GTRCiM compensates for the effects of temperature drift, as temperature affects both arrays uniformly. We integrate the proposed GTRCiM array with typical 1FeFET-1R, and our proposed 2T-1FeFET, 2FeFET-1T cells and validate that GTRCiM enhances the temperature resilience with our proposed cells and even the temperature vulnerable 1FeFET-1R cell. Benchmarking results at system level using the NeuroSim framework show that our proposed GTRCiM array integrated with subthreshold-FeFET based 1FeFET-1R cells achieves 28.09 TOPS/W energy efficiency, surpassing existing CiM designs while maintaining sufficient temperature resilience.

Read PDF

Similar papers

Preprint Sep 2026

An Emerging NVM-Based On-Chip Training Architecture with Non-Ideality Mitigation Through Bipolar Weight Distributions

The rapid advancement of deep learning has presented significant energy efficiency challenges to the conventional von Neumann architecture. In-memory computing (IMC) architectures based on emerging non-volatile memory (eNVM) are widely regarded as a promising solution for accelerating neural network training due to the...

Peng Dang, You-Na Huang, Yin-Tao He et al. · 1 citation
Open access Sep 2026

Design-Space Exploration of Sensing Margin in 1T-nC Ferroelectric Random-Access Memory Considering Capacitor Length and Electrode Work Function Variations

The rapid advancement of artificial intelligence (AI) necessitates high-performance computing architecture. While compute express link (CXL) technologies facilitate memory expansion, conventional dynamic random-access memory (DRAM) encounters fundamental limitations in power consumption and scalability. Consequently, 1...

Je-Yeon Jung, Munhyeon Kim, Sihyun Kim · 0 citations
#edge computing Open access Sep 2026

Bit-sliced quantization for robust memristor-based compute-in-memory

The escalating computational demand of modern AI is increasingly constrained by the data-movement overhead of von Neumann architectures, motivating memristor-based compute-in-memory (CIM) as an energy-efficient alternative. Yet extending CIM to reliable analog computation remains difficult because practical memristor a...

Yi-Fei Yu, Ji-Chang Yang, Zi-Jian Ye et al. · 0 citations
Conference Aug 2026

URDT16T: An Ultrafast Read and Double Node Upset Tolerant SRAM for Space Applications

As CMOS technology continuously advances and integration density steadily increases, the susceptibility of Static random-access memory (SRAM) cells to charge-sharing-induced Double-Node Upsets (DNUs) triggered by aerospace particles is significantly exacerbated. To address the formidable challenge of balancing radiatio...

Shuo Cai, W. Shuai, Jun-Zhe Chen et al. · 0 citations
#edge computing Preprint Sep 2026

FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity

FlexSpIM, a digital CIM architecture supporting arbitrary operand resolution and shape within a unified storage for weights and neuron states, is introduced, enabling a layer-level hybrid weight- and output-stationary dataflow, maximizing operand reuse and reducing costly on- and off-chip data movement during SNN execu...

Nicolas Chauvaux, Adrian Kneip, Charlotte Frenkel · 0 citations
Review Open access Sep 2026

Nonlinear selectorless memory technologies for high-density storage and beyond-von-Neumann computing: a review

With the rapid advancement of artificial intelligence (AI), there is an urgent demand for emerging technologies that can deliver low-power storage alongside high-performance computing. Traditional volatile memories—such as static random access memory and dynamic random access memory—which are closely integrated with th...

Daphne Chen, M. Kozicki, Tuo-Hung Hou · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.