Skip to content
Preprint

Multi-Mode Debugging for FRP-Based Embedded Systems

Aug 2026 · 0 citations · 11 references
Computer Science

TL;DR

This paper presents a multi-mode debugging framework for Emfrp-based embedded applications that supports debugging at the level of Emfrp abstractions while also allowing inspection of platform-specific C/C++ I/O code.

Abstract

Emfrp is a functional reactive programming (FRP) language designed for small-scale embedded systems. Time-varying values are the primary abstraction mechanism in FRP and enable concise descriptions of reactive behavior. In practice, however, Emfrp programs are compiled into C and combined with platform-dependent input/output components written in C or C++. Consequently, developers must debug the resulting mixed C/C++ program using conventional debuggers such as GDB, even though the application logic is written in Emfrp. This situation creates an abstraction gap between the source-level FRP program and the executable system. This paper presents a multi-mode debugging framework for Emfrp-based embedded applications. The framework supports debugging at the level of Emfrp abstractions while also allowing inspection of platform-specific C/C++ I/O code. Our approach uses a source code mapping technique that relates Emfrp constructs to corresponding locations in the compiled program. A case study on an ESP32 microcontroller using representative debugging scenarios demonstrates improved debugging efficiency.

View source

Similar papers

Conference Aug 2026

An LLM-Augmented Framework for Embedded Firmware Development with Automated Validation and Hardware-in-the-Loop Testing

The application of Large Language Models (LLMs) to embedded firmware development presents unique challenges: domain-specific register-level programming, stringent resource constraints, and the absence of structured validation mechanisms. Existing approaches using direct LLM-assisted coding suffer from hallucinated libr...

Zhen-Zhong Wang · 0 citations
#software testing Book Open access Sep 2026

ACF: Infrastructure for Debugging Long-Running Systems with Tracing and Unit Test Execution

A debugging workflow that combines dynamic analysis with directed unit tests is introduced, and ACF, an infrastructure for automating this workflow is presented, indicating that ACF can help developers to isolate specific inputs causing an error, thus simplifying the process of locating faulty statements.

Roman Vašut, P. Parízek · 0 citations
Preprint Sep 2026

CPL: A Compact C-like Systems Language with Explicit Low-Level Control

This paper presents Cordell Programming Language (CPL), a compact C-like systems language that retains C's direct access to memory, layout, and machine interfaces while experimenting with a smaller grammar and selected conveniences from newer languages. Also this paper studies whether C-like are more convenient to use...

N. Fot, A. Vinarsky · 0 citations
Open access Sep 2026

From Formal Specifications to Simulations: Generating Executable Hardware Models for Early Validation

Formal specification techniques have been introduced to address the ambiguities inherent in natural-language hardware specifications. One such approach is the Universal Specification Format (USF), which provides a machine-readable, formal reference for Register-Transfer Level (RTL) verification. However, verifying agai...

Robert Kunzelmann, Raphael Kunz, Stephanie Ecker et al. · 0 citations
Open access Sep 2026

A Traceable Design Flow for Synchronous FPGA Architectures From State Machine Specification to Hardware Validation on the Alhambra II Platform

This paper presents a structured, reproducible methodology for the design and FPGA-based implementation of a synchronous digital clock on the open-source Alhambra II platform using IceStudio as the development environment. The proposed approach systematically integrates finite state machine specification, state transit...

Danna Paola Lozada Padilla, Carlos Daniel Zamora Pérez, Romina María Rodriguez Garcia et al. · 0 citations
Open access Sep 2026

Bridging the Gap Between Pedagogical and Practical RISC-V Systems: A Reproducible FPGA Implementation and Verification Flow

Conventional undergraduate computer architecture curricula typically prioritize microarchitectural theory validated solely through logic simulation, often omitting the complex engineering layers required for physical hardware deployment and high-level language execution. This work addresses this disparity by presenting...

Pedro Pereira Cecilio Ventura, Lucas Fernando de Souza Lima, Ilana Chaia Finger et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.