Skip to content

Coupling Leakage in Theory and Practice - Unveiling (Post-PnR) Security Flaws in Masked FPGA-Mapped Designs

2026 · IACR Cryptology ePrint Archive · Vol 2026, pp. 1426 · 0 citations · 35 references
Computer Science

TL;DR

This work focuses on detecting (low-level) vulnerabilities in masked FPGA designs through experimental and tool-assisted evaluation and shows how to formally abstract, unveil, and mitigate such leakages, thereby enabling a security-aware FPGA design flow that spans from the behavioral to the physical level.

View source

Similar papers

Open access Sep 2026

Coupling Leakage in Theory and Practice

With the widespread adoption of Field Programmable Gate Arrays (FPGAs) in security-critical industries such as defense and telecommunications, ensuring the confidentiality of sensitive data processed by these devices has become paramount. Side-Channel Analysis (SCA) poses a significant threat, necessitating the protect...

Nicolai Müller, Daniel Lammers, Simon Osterheider et al. · 0 citations
Open access Sep 2026

Area Efficiency in Constant-Cycle Schemes

This work proposes CCHPC1.1, an arbitrary-order masked gadget construction that improves Constant-Cycle Hardware Private Circuits (CCHPC) while preserving security in the Robust but Relaxed (RR) d-probing model and under the Probe- Isolating Non-Interference (PINI) composability notion.

Daniel Lammers, Lukas Weber, A. Moradi · 0 citations
Review Open access 2026

Analysis of Countermeasures Techniques Against Side-Channel Attacks on Electronic Circuits: A Review

Side-channel attacks (SCAs) exploit unintended physical leakages in digital systems, such as power consumption, electromagnetic emissions, and execution time, to extract sensitive information, including cryptographic keys. This article presents a comprehensive comparative study of several families of countermeasures, i...

Yahaya Coulibaly, Ousmane Traoré, Daouda Traoré · 0 citations
Open access Aug 2026

Design methodology of clock signal manipulation detectors in FPGAs and ASICs to strengthen vulnerable cryptosystems against fault injection

The growth of the secure Internet of Things has led, among other aspects, to the necessity of ensuring the confidentiality of sensitive user data while simultaneously adhering to stringent constraints regarding area and resource consumption. Attacks on physical implementations of cryptographic primitives are numerous a...

F. E. Potestad-Ordóñez, E. Tena-Sánchez, J. M. Mora-Gutiérrez et al. · 0 citations
Sep 2026

A Secure Logic Locking Integration Technique for AES Algorithm

The globalization of semiconductor manufacturing has increased vulnerabilities such as hardware Trojan insertion, overbuilding, reverse engineering, and intellectual property piracy. Logic locking has emerged as an effective countermeasure to protect integrated circuits using secret key activation. The Advanced Encrypt...

P. M, S. P · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.