This paper discusses the evolution of EDA from localized assistance to autonomous agentic execution, and reviews representative advances of LLMs in front-end design, focusing on key tasks such as circuit and testbench generation from a shared specification.
Abstract
As chip complexity increases and time-to-market pressures grow, front-end design has become a critical bottleneck in chip development. Recently, Large Language Models (LLMs) have shown great potential in Electronic Design Automation (EDA). Beyond specification understanding, LLMs show the potential to serve as a unified intelligent interface for hardware description language (HDL) generation, testbench construction, and design space exploration. The rise of agentic AI, represented by pioneering systems such as OpenClaw, offers a strategic roadmap for the next generation EDA. From this perspective, this paper discusses the evolution of EDA from localized assistance to autonomous agentic execution. Then, we review representative advances of LLMs in front-end design, focusing on key tasks such as circuit and testbench generation from a shared specification, as well as design quality improvement in established workflows such as high-level synthesis. Finally, we discuss the key challenges and limitations of integrating LLMs into EDA, and outline future opportunities for advancing LLM-enabled front-end design, offering a systematic perspective for researchers interested in leveraging agentic AI technologies for EDA.
An overview of recent works on LLM-based SVA generation is provided, and a central question is asked: How can LLM-based assertion generation be made systematic and quality-aware?
TuRTLe, a unified evaluation framework designed to systematically assess LLMs across key RTL generation tasks, is proposed, enabling a comprehensive assessment of LLM performance in syntax correctness, functional correctness, synthesis, PPA optimization, and exact line completion.
Miquel Albertí-Binimelis, Cristian Gutierrez-Gomez, D. García-Gasulla et al.· ACM Transactions on Design A...· 0 citations
VibeNIC is a SmartNIC framework co-designed at every layer for an LLM developer, and a case study on a stateful HBM-augmented UDP datapath delivers a working end-to-end design in hours.
Yunfan Li, Jialin Li· Conference on Applications,...· 0 citations
A unified analysis of attacks on chiplet systems, the integration of Large Language Models into Electronic Design Automation (EDA) flows, and how LLM systems can advance hardware security efforts for modern systems, including chiplets is provided.
J. Knechtel, Ozgur Sinanoglu, Paul V. Gratz et al.· 0 citations
A novel open-source framework named OSCAR is proposed, which, given a set of hardware and workload specifications, provides architecture-level power estimation and can also automatically generate Chisel and synthesizable RTL of the custom AI chip.
J. Mok, Qi-Jun Zhang, Di Pang et al.· ACM Transactions on Design A...· 0 citations
VTR-LLM is presented, a fully automated, multi-agent framework for diagnosing and resolving failures in the Verilog-to-Routing (VTR) CAD flow, and can resolve 95% of all failures fully automatically, with robust performance across error categories.
Mohamed A. Elgammal, Jamie Wu, Lynne Liu et al.· ACM Transactions on Reconfig...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.