Yu-Cheng Liu

Low-Power Asynchronous FIFO Based on Idle-Awareness and Hierarchical Update Control

Asynchronous First-In First-Out (FIFO) buffers are widely used in multi-clock digital systems to enable reliable data transfer across independent clock domains. Conventional asynchronous FIFO designs mainly focus on functional correctness and clock domain crossing (CDC) reliability, while power efficiency during idle p...