Xiao-Xiao Li

FPGA-Based Asynchronous FIFO Design for Cross-Clock Domain Data Transmission

Results show that the proposed FIFO correctly performs read and write operations, preserves data integrity, and generates accurate full and empty flags under normal and boundary conditions, and is suitable for reliable communication between independent clock domains in digital systems.