Skip to content

Author

Vikash Vishwakarma

We have 2 of 4 papers

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Aug 2026

4.608-TOPS SRAM Based DCIM Macro with Hierarchical Accumulation for Quantized CNNs

The proposed work presents a compact 48-transistor adder for energy-efficient multi-operand accumulation in a digital SRAM-based Compute-in-Memory (DCIM) architecture. During hierarchical adder-tree reduction, it uses an organized columnwise accumulation technique to reduce logic depth, switching activity, and intercon...

Vikash Kumar Sharma, Vikash Vishwakarma, S. Vishvakarma · 0 citations
#edge computing Sep 2026

HierCIM: A 16-Kb SRAM-Based Digital CIM Macro With Hierarchical Adder-Tree Accumulation for Edge CNN Inference

The growing demand for efficient deep-learning inference on edge platforms requires hardware that is both energy-efficient and practically implementable. This work presents a 16-Kb all-digital static random-access memory (SRAM)-based compute-in-memory (CIM) macro for low-bit CNN inference, featuring a hierarchical adde...

Vikash Vishwakarma, Gopal R. Raut, Amit Mittal et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.