An Updatable Nonvolatile Multi-bit Memory Array Core for Compute-in-memory Architectures
This paper proposes a novel compute-in-memory architecture comprising multi-valued memory units using binary nonvolatile memory devices (NVMs) for brainmorphic circuits. The proposed architecture employs parallel-connected binary nonvolatile memory devices with thermometer-code representation to mitigate the impact of...