LLM-Driven Verilog Generation and Verification for RISC-V Processor Design
Large language models (LLMs) are increasingly used in Electronic Design Automation (EDA) to write hardware description code. This paper reviews how LLMs generate and verify Verilog for a RISC-V processor datapath, a core topic in Computer Architecture and Organization. The review is built around the AI-driven logic syn...