Skip to content

Author

RENZ HERALD ELAMPARO

2 papers indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

#reinforcement learning Open access Oct 2026

LLM-Driven Verilog Generation and Verification for RISC-V Processor Design

Large language models (LLMs) are increasingly used in Electronic Design Automation (EDA) to write hardware description code. This paper reviews how LLMs generate and verify Verilog for a RISC-V processor datapath, a core topic in Computer Architecture and Organization. The review is built around the AI-driven logic syn...

RENZ HERALD ELAMPARO · 0 citations
#large language models Open access Oct 2026

LLM-Driven Verilog Generation and Verification for RISC-V Processor Design

Large language models (LLMs) are increasingly used in Electronic Design Automation (EDA) to write hardware description code. This paper reviews how LLMs generate and verify Verilog for a RISC-V processor datapath, a core topic in Computer Architecture and Organization. The review is built around the AI-driven logic syn...

RENZ HERALD ELAMPARO · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.