Parvathapuram Pavan Kumar

Design and Implementation of a High-Speed Quantum Reversible Pipelined Carry Select Adder

Optimizing the performance metrics for the efficient circuit designs is a primary challenge for the Hardware Synthesis. Conventional logic circuits are discarded for more information loss at computation process. This introduces a new approach for the quantum reversible carry select adder(CSLA) design which includes Hag...