An Almost Accurate Sum of Absolute Differences Architecture for FPGAs
This work presents an almost accurate sum of absolute differences (SADs) architecture that integrates absolute value computation into the first level of the adder tree by exploiting unused lookup table (LUT) inputs, while also introducing a structured carry generation and propagation mechanism across the adder-tree lev...