Skip to content

Author

K. Rajasekhar

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Open access Sep 2026

A Power-Aware Verification Architecture for SAR ADC using SystemVerilog Real Number Modeling and Low-Power Techniques

This paper presents a power-aware verification architecture for a Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC), built using SystemVerilog Real Number Modeling (RNM) within a Universal Verification Methodology (UVM) testbench. Unlike conventional functional-only verification flows, the propo...

Gonthina Sudeepthi, K. Rajasekhar · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.