Ethesham Ahmed

Precision-Aware FPGA Implementation of Floating-Point and Posit-Based Derivative Accelerators

This article presents a precision-aware FPGA implementation of a derivative computing module using both Register Transfer Level (RTL) and High-Level Synthesis (HLS) design approaches. To evaluate performance, hardware resource utilization, and numerical precision across different arithmetic formats, implementations wer...