Skip to content
Open access

MixSan: Enhancing Address-Based Memory Sanitizers with Fused Metadata and Hybrid Detection

Aug 2026 · Applied Sciences · 0 citations · 24 references

TL;DR

MixSan, a prototype built on RangeSanitizer (RSan), stores the same identity tag in pointer high bits through Intel Linear Address Masking (LAM) U57 and validates both the tag and the spatial bound with a unified 3-ALU-op check.

Abstract

During software testing, memory errors in C/C++ can silently corrupt the program state. Address-based memory sanitizers, while offering practical performance and compatibility, are fundamentally unable to distinguish spatial errors that skip redzones or temporal errors that occur after memory reuse. Moreover, their reuse-delay quarantine mechanisms impose significant space and time overhead. We propose a taxonomy of memory sanitizers based on validity encoding and violation detection. Guided by this taxonomy, we introduce fused metadata, a single 8-byte word that encodes an object’s end address and a 6-bit identity tag. MixSan, a prototype built on RangeSanitizer (RSan), stores the same identity tag in pointer high bits through Intel Linear Address Masking (LAM) U57 and validates both the tag and the spatial bound with a unified 3-ALU-op check. On SPEC CPU2006, MixSan incurs a 1.58× geomean runtime overhead, comparable to RSan’s 1.61× overhead. On the Larson allocator benchmark, MixSan and the uninstrumented tcmalloc both scale with thread count, whereas RSan throughput falls; MixSan’s multi-thread plateau is more than 30× that of RSan. In a custom 97-test suite targeting post-reuse temporal errors and redzone-skipping spatial errors, MixSan’s mean single-run detection rate is 98.41% over 104 independent executions per program, matching the theoretical 63/64 rate given a uniform 6-bit tag distribution, whereas ASan and RSan do not detect these constructed cases.

Read PDF

Similar papers

Open access 2026

Supporting Memory Safety with a Security-Enhanced Memory Controller

SerMC is proposed, a memory-controller-based tripwire mechanism that validates accesses when metadata arrives from Dynamic Random Access Memory and extends enforcement to DRAM-bound accesses issued by both processors and DMA-capable devices, and provides practical average-case overhead but still exposes a clear worst-c...

Gen Xu, Li Lv, Jiayan Dong · 0 citations
Preprint Sep 2026

MallocSan: A Memory Safety Tool for Native Closed-Source Applications

Memory-corruption errors remain a leading cause of high-impact vulnerabilities in C and C++ software. Deterministic detection, however, remains difficult to deploy: compiler-based sanitizers require source code and control of the build pipeline, hardware-assisted schemes depend on specific platforms, and dynamic binary...

Adel Belkhiri, Michel Dagenais, Maxime Lamothe · 0 citations
Open access Sep 2026

Frankenstein’s RAM: A Simulation Framework for Evaluating Memory Forensic Acquisition Strategies

Frankenstein is presented, a simulation-based framework that synthesizes a memory dump from a time series of atomic, hypervisor-level ground-truth snapshots under a configurable traversal strategy and bandwidth model and proposes novel page-category priority orderings that cut semantic inconsistencies and Hamming dista...

Lisa Rzepka, Jan Gruber, Felix C. Freiling et al. · 0 citations
Preprint Sep 2026

CertiFlash: A Formal Verification Framework for Flash Translation Layers in Computational Solid State Drives

Data-intensive applications move large amounts of data from storage to the compute unit, incurring significant data movement overhead. Storage-centric computing reduces this overhead by moving computation near or inside solid-state drives (SSDs). Enabling it requires modifying SSD policies, e.g., address translation an...

Harshita Gupta, Mayank Kabra, Rakesh Nadig et al. · 0 citations

DDRop: Active Memory Interposer Attacks on Confidential VMs by Dropping DDR5 Writes

This work presents DDRop, a new primitive that exploits the absence of cryptographic freshness to break the integrity of Intel TDX, Scalable SGX, and AMD SEV-SNP and demonstrates end-to-end attacks on an up-to-date TDX platform.

ETHZurich, Zúrich, Switzerland et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.