CoEvoP&R addresses limitations with a large language model (LLM)-based framework that automatically evolves analytical placement objectives and reduces post-route routed wirelength and congestion across eight ChiP-Bench Nangate45 designs and three seeds.
Abstract
Analytical placers rely on differentiable objective functions to guide placement, typically combining intermediate surrogate metrics such as half-perimeter wirelength (HPWL) and cell-density penalties. However, these placement-stage surrogates remain misaligned with downstream routed and timing quality. Prior work reduces this gap with human-designed terms or learned black-box surrogates, but the former requires expert retuning and the latter is difficult to explain, debug, or deploy in analytical placement flows. CoEvoP&R addresses these limitations with a large language model (LLM)-based framework that automatically evolves analytical placement objectives. At each generation, the prompt combines the restricted objective interface, baseline context, and archived prior candidates with routing-related feedback from placement, timing proxy, and routing tools. The LLM proposes readable differentiable objectives, which are embedded and validated in DREAMPlace, evaluated through a timing proxy and an actual router, and stored with their feedback to guide later generations. Across eight ChiP-Bench Nangate45 designs and three seeds, CoEvoP&R reduces post-route routed wirelength and congestion by 16.9% and 36.7%, with gains of 0.70 ns in worst negative slack and a 912 ns reduction in total negative slack magnitude over native DREAMPlace. Across eight ICCAD 2015 Superblue designs, it reduces post-route routed wirelength and congestion by 5.4% and 23.2%. Code is available at https://github.com/FCHXWH823/CoEvoP-R.git.
This work presents PlaceReasoner-Beta, a verifier-guided multi-agent framework that reformulates macro placement as a closed-loop reasoning problem rather than black-box optimization, demonstrating that reasoning over spatial structure under physical-design feedback can improve end-to-end layout quality beyond proxy-ob...
Qiufeng Li, Cheng-Xuan Wang, Rong-Qian Chen et al.· 0 citations
Macro placement significantly affects a chip's post-route performance, power, and area (PPA). Most placement methods optimize half-perimeter wirelength (HPWL) as the primary objective. However, recent benchmarking shows a near-zero correlation between HPWL and post-route timing metrics such as the worst negative slack...
Experiments demonstrate that FlowPlace consistently outperforms strong RLbased and search-based baselines, achieving up to 8.4% HPWL reduction on ISPD2005 benchmarks, which highlights the potential of flow-based generative models as a powerful foundation for next-generation learning-driven EDA tools.
Helix is presented, the first framework for LLM-driven algorithmic evolution of placement algorithms within a production C++ (RTL-to-GDS) flow and achieves 7 × larger fitness gains against a comparable-budget LLM single-shot baseline.
A. B. Kahng, Sayak Kundu, Bodhisatta Pramanik· 0 citations
This work introduces Continual Adaptation through the Reuse of Validated Expertise (CARVE), a framework that represents accumulated expertise as a frozen base policy, immutable specialists, and task-specific credentials obtained through local validation that establishes expected-performance guarantees for repeated reus...
Jie-Fu Zhang, Hai-Xiang Sun, Yang Xu et al.· 0 citations
PerfReasoning is introduced, a benchmark that evaluates LLMs both as direct performance reasoners and as generators of analytical performance-model code, exposing the gap between plausible architectural reasoning and reliable performance-model construction.
Da Zhao, K. Sankaralingam, Christos Kozyrakis et al.· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.