Computational Reliability of Raspberry Pi 5 Under Undervoltage and Current Limitation: Detected Computational Errors and Implications for Silent Data Corruption
The results indicate that conventional performance metrics alone may not be sufficient to evaluate system reliability under unstable power conditions, and highlights the importance of monitoring computational correctness in SBCs operating under constrained power conditions.
Abstract
Single-board computers (SBCs) are increasingly being used in embedded and edge computing applications, where power stability can affect computational reliability. This work experimentally characterizes an ARM-based SoC in a Raspberry Pi 5 under controlled voltage and current limitation conditions. An automated system based on programmable power control, real-time monitoring, and stress-ng workloads with verification mechanisms was developed to evaluate system behavior under progressive power limitations. Voltage sweeps were performed with unrestricted current, while current sweeps were conducted at a fixed nominal voltage. During the experiments, operations per second (ops/s), IPC, processor frequency, temperature, cache misses, branch misses, power consumption, throttling events, and undervoltage warnings were monitored. The results showed that voltage and current limitation produced different degradation behaviors. Voltage reduction caused a progressive transition from stable operation to detected computational errors, while current limitation led to an abrupt transition toward instability and boot failure. The Raspberry Pi 5 continued operating with relatively stable IPC and processor frequency while computational errors were detected. These results indicate that conventional performance metrics alone may not be sufficient to evaluate system reliability under unstable power conditions. Temperature also increased as the supply voltage decreased, particularly near conditions where computational errors were detected. This highlights the importance of monitoring computational correctness in SBCs operating under constrained power conditions.
Today's hardware platforms are highly interconnected systems. They include multicore CPUs, accelerators, complicated memory hierarchies, high-speed interfaces, firmware, embedded security, and dynamic power-management methods. Functional testing alone can validate that features do what they're supposed to do, but it ca...
Rama Subba Rao Nimmala· International Journal of Mod...· 0 citations
As integrated circuits scale into sub-10nm regimes, traditional synchronous digital architectures face severe challenges regarding localized thermal hot-spots, clock skew, process-voltage-temperature (PVT) variations, and high rates of transient and permanent hardware faults. This paper presents a novel self-repairing...
Manish Jain· International Journal of Res...· 0 citations
The increasing use of commercial off-the-shelf (COTS) system-on-chips (SoCs) in space systems makes the operating-system consequences of radiation-induced soft errors a practical concern. This work applies pulsed-laser fault injection and a Linux-kernel monitoring framework to a representative COTS SoC. Across 55 valid...
Ruo-Tong Liu, Yu Zhao, Hou-Lin Li et al.· Journal of electronic testin...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.