Skip to content
Open access

Neural networks and classical methods of real-time signal processing on embedded platforms

O. V. Vorgul A. V. Onishchenko G. O. Serbsky
Jul 2026 · Radiotekhnika · pp. 122-126 · 0 citations

TL;DR

It is experimentally demonstrated that the 1D CNN architecture under low signal-to-noise ratio conditions exhibits higher classification accuracy compared to classical methods and approaches the theoretical optimum.

Abstract

The article addresses the problem of a tonal signal binary detection in the presence of additive white Gaussian noise in real-time. A comparative analysis of classical methods (energy detector, quadrature matched filter) and neural network approaches (1D Convolutional Neural Network – 1D CNN, Multilayer Perceptron – MLP) is conducted during their hardware implementation on the STM32F407 microcontroller and the Artix-7 Field-Programmable Gate Array (FPGA). It is experimentally demonstrated that the 1D CNN architecture under low signal-to-noise ratio (SNR from –10 to –8 dB) conditions exhibits higher classification accuracy compared to classical methods and approaches the theoretical optimum. The impact of post-training 8-bit quantization on model size and accuracy is investigated. Practical hardware implementation metrics are provided: for the STM32 platform, the inference time is 2.1 ms with an average current consumption of 7 mA, while the FPGA implementation ensures a processing latency of less than 1 μs with absolute determinism. Practical recommendations for selecting a hardware platform based on power consumption, latency, and system flexibility requirements are formulated.

Read PDF

Similar papers

Open access Jul 2026

A REAL-TIME OBJECT DETECTION PROCESSOR USING AN XNOR-BASED VARIABLE-PRECISION COMPUTING UNIT ON FPGA

A combined hardware-andalgorithm design that pairs a carefully regularized binarized neural network (BNN) with a compact, variable-precision FPGA processor to enable accurate, real-time object detection without relying on off-chip memory is proposed.

M. Kanthi, Ragala Karthik · 0 citations
Conference Open access 2026

Key Algorithms of Convolutional Neural Networks and Hardware Implementation of Image Processing

Edge computing and artificial intelligence have made the efficient deployment of machine vision algorithms on low-power hardware a critical challenge for integrated circuit design. Given data-intensive image pixels and deep neural network tensors, traditional von Neumann architectures inevitably encounter severe memory...

Linenxu Zhang · 0 citations
Open access Aug 2026

On-chip non-volatile all-optical residual neural network accelerator

Optical neural networks (ONNs) hold substantial potential in artificial intelligence, promising faster processing speed and reduced energy consumption compared to traditional electronic neural networks, by implementing matrix operations with optical computations. Current ONN architectures predominantly rely on single-...

Zhi-Qiang Quan, Bing Han, Xiaoxiao Ma et al. · 0 citations
Open access Sep 2026

Modular Real-Time FPGA Implementation of SDFT Pre-Processing and Hardware-Optimized MLP Inference for Visible Light Positioning Receivers

This paper presents an FPGA feasibility study of two digital processing blocks for a future real-time Visible Light Positioning (VLP) receiver: a Sliding Discrete Fourier Transform (SDFT) stage for carrier-magnitude extraction and a hardware-optimized Multi-Layer Perceptron (MLP) inference engine for coordinate estimat...

Randy Lozada Domínguez, Aran White, Jianming Tang et al. · 0 citations
Open access 2026

A High-Speed, Low-Power Pipelined CNN Implementation on FPGA Using On-Chip Processing and Layer-Wise Streaming Control

Convolutional Neural Networks (CNNs) are extensively used in advanced image processing applications. However, their computational complexity makes real-time deployment challenging. In this research, a high-speed CNN classification model with full layer-wise control is proposed, enabling seamless streaming of pixel data...

Jyoti Pandey, Abhijit R. Asati · 0 citations
Aug 2026

A Dynamic Stochastic Computing-Based Approach to Edge Inference for Convolutional Neural Networks

A comparative analysis of dynamic stochastic computing using a convolutional neural network for MNIST digit classification indicates that dynamic stochastic computing can serve as an efficient alternative for the design and implementation of neural-network accelerators.

G. Rajashekhar, P. Muralidhar · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.