Sep 2026· Proceedings of the ACM SIGOPS 32nd Symposium on Operating Systems Principles· 0 citations· 84 references
TL;DR
Borges is presented, to the authors' knowledge, the first fault-tolerant shared log whose data and ordering state reside in a DRAM/SSD hybrid device accessed with Compute Express Link (CXL).
Abstract
Fault-tolerant, distributed shared logs are a useful substrate for distributed applications, but existing designs coordinate shard servers, sequencers, and replicas over the network, so append and replay latency is dominated by message exchange. We present Borges, to our knowledge the first fault-tolerant shared log whose data and ordering state reside in a DRAM/SSD hybrid device accessed with Compute Express Link (CXL). Because current CXL pods lack inter-host cache coherence, Borges assigns every shared metadata word a single writer, atomically publishes each committed prefix as a matching global cut and stream index pair, and tracks each stream with compact byte offsets, so replay stays cheap even when a stream spans shards. We evaluate Borges on Samsung's CMM-H device against CXL ports of Scalog and Boki, using a linearizable lock, a key-value store, and a fault-tolerant workflow with exactly-once semantics. Borges achieves 2.87× lower append p99 latency and 2.16× higher throughput than the Scalog port, and for the Retwis workflow application it lowers p50 latency by 5.7×/22.5× relative to the Scalog/Boki ports.
A novel architecture called S !"#$, designed to enhance the performance of hash indexes in disaggregated memory, is introduced and the results show that S !"#$ outperforms state-of-the-art DM-optimized hash indexes by at most 6.7 → (RACE), 3.6 → (SepHash), and 1.8 → (Outback) in YCSB workloads, respectively.
Han-Tian Zha, Teng Ma, Bao-Tong Lu et al.· 0 citations
Serving stacks for large language models manage context through four recurring mechanisms: incremental edits to a growing context, branching and snapshotting for tree search, identification of reusable prefixes for KV-cache reuse, and encoding of repeated segments. Each mechanism is served today by a different speciali...
Muntaser M Syed, Ameerah Alsulami, Marius Silaghi· 0 citations
DuetKV is presented, a heterogeneous key-value store that treats NVM and SSD as peer foreground write engines and selects a destination for each request, and achieves up to 3.4 × the throughput of the strongest baseline on write-heavy workloads, while remaining competitive on read-heavy workloads.
Rui-Song Zhou, Liang Bao, Hai-Jun Zhang et al.· Proceedings of the Internati...· 0 citations
This engineering case study identifies practical validation steps and the locality conditions in which shared caching pays off and isolates a raw-pointer fallback that omits the dependency on the current CUDA stream.
Shadix, the first message broker that leverages CXL shared memory, is presented and it is shown that Shadix offers competitive performance with single-digit μs latency and saturates the throughput of the CXL hardware.
Julian Hackenberg, Lukas Hagen, Marcel Weisgut et al.· Proceedings of the 4th Works...· 0 citations
A DRA driver is presented that makes composable CXL memory a schedulable cluster resource, and the resulting shared-memory tier for cross-node KV-cache reuse in LLM serving is evaluated, demonstrating memory disaggregation rather than prefill/decode disaggregation.
Hong-Jiang Fan, Ke-Rao Zhang, David Habinsky et al.· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.