Sep 2026· IEEE International Conference on Application-Specific Systems, Architectures, and Processors· pp. 17-24· 0 citations· 33 references
Abstract
The advent of cloud-based artificial intelligence and the increased digitalization of embedded systems require powerful GPUs capable of simultaneously running kernels from different software providers. To accommodate the resource isolation and Execution Time Determinism (ETD) needed with the increasing number of kernels running simultaneously, modern NVIDIA GPUs implement MIG (Multi-Instance GPU) that effectively partitions GPU resources among kernels. However, current trends show that more kernels than the available GPU partitions need to be executed simultaneously, hence, requiring that several kernels share the same GPU partition. In this work, we show that current solutions for GPU resource partitioning fail to prevent kernels running in the same partition from affecting each other's performance. We identify the request buffers in the GPU's network-on-chip and memory controller as the main sources of this contention and propose a low-overhead mechanism, MPTAC, to monitor and control it. MPTAC partitions request buffers and introduces a software-configurable threshold parameter to enable flexible Quality-of-Service (QoS), choosing between high kernel isolation when needed for critical kernels and balanced isolation performance otherwise. MPTAC is evaluated using both synthetic workloads and representative benchmarks. In the most aggressive cases, it successfully reduces contention in the GPU partition, bringing the slowdown of the analysis kernel from $3.83 \times$ to $1.43 \times$ in synthetic workloads, and from 2.35× to a more manageable 1.78× in representative benchmarks.
This study describes GPU-fabric contention in LLM workloads and presents GPUWeaver, a context-aware communication scheduler that monitors application progress and fabric state, identifies contention, and dynamically regulates communication injection according to application performance goals.
Dan-Yang Chen, Yu-Feng Gu, Yi-Bo Huang et al.· Proceedings of the 17th ACM...· 2 citations
This work investigates the memory capabilities of the NVIDIA DGX Spark, a novel platform featuring a unified memory architecture where DDR memory is located on the CPU and is fully accessible from the GPU.
Silvia R. Alcaraz, S. Hepkema, Vasilis Mageirakos et al.· Proceedings of the 4th Works...· 0 citations
Expert parallelism (EP) enables inference of large Mixture-of-Experts (MoE) models by placing their experts across multiple GPUs, but requires substantial communication between GPUs at every MoE layer. As contemporary MoE models activate more experts per token, this communication accounts for a growing fraction of infe...
Jaehwan Lee, Sang-Min Lee, Chaewon Kim et al.· 0 citations
Beaver is a GPU sharing system that jointly manages compute and memory resources while protecting the vRAN's strict processing deadline and generalizes to other GPUs including A100, GB10 and GH200.
Yun-Cheng Yao, Zhen-Zhou Qi, Jun-Yao Zheng et al.· 0 citations
Ghost is an OS-level GPU virtualization layer integrated directly into the open-source GPU driver, using a GPU container abstraction with cgroup -like APIs for compute and memory control and privileged hardware-level scheduling and preemption for dynamic compute resource management.
Unified memory allows a central processing unit (CPU) and a graphics processing unit (GPU) to share data, simplifying the development of applications that use both processors. However, a shared memory interface does not eliminate the performance effects of where data reside, how often they are reused, or how the proces...
Mohammad Dashti· Electronics· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.