Skip to content

TrustNoC: Trustworthy On-Interposer NoC for AI Backdoor Mitigation in Chiplet Systems

Aug 2026 · Midwest Symposium on Circuits and Systems · pp. 987-991 · 0 citations · 26 references

Abstract

The rise of chiplet-based AI accelerators creates a critical security gap: untrusted, black-box components can introduce malicious backdoors, yet their nature renders traditional software defenses impractical. To close this gap, we propose TrustNoC, the first trustworthy interposer architecture that embeds a novel backdoor filter ensemble (BFE) into its network-onchip routers to filter malicious data in-transit without modifying the AI models or the chiplets themselves. Our evaluation shows TrustNoC effectively suppresses backdoor attacks, reducing the attack success rate to 0.5% while maintaining model accuracy above $90 \%$. This robust hardware-level security is achieved with a low footprint, requiring <10% of the total interposer area to maintain high yield. Thus, TrustNoC establishes the silicon interposer as a new hardware defense layer, offering a practical solution for secure AI inference in heterogeneous chiplet systems.

View source

Similar papers

Review Open access Sep 2026

Redefining Trust at the Memory Wall: The Threat Landscape, an Adversary Model and a Conceptual Framework for Secure Processing-in-Memory

A structured threat model is developed that characterizes assets, attacker capabilities, and trust boundaries at subarrays and interconnect granularity for both near-bank and near-memory PIM classes, and proposes a conceptual secure-by-design framework that locates trust enforcement within the memory substrate itself,...

Sayali Waingankar, Hung T. Q. Le, D. Benhaddou · 0 citations

DDRop: Active Memory Interposer Attacks on Confidential VMs by Dropping DDR5 Writes

This work presents DDRop, a new primitive that exploits the absence of cryptographic freshness to break the integrity of Intel TDX, Scalable SGX, and AMD SEV-SNP and demonstrates end-to-end attacks on an up-to-date TDX platform.

ETHZurich, Zúrich, Switzerland et al. · 0 citations

FORTE: Fault-tOlerant RISC-V with Trusted Enclaves

To the knowledge, this represents the first open-source RISC-V processor that is both Linux-capable and specifically targeted at booting the Keystone framework, including adapting Keystone software to the authors' platform, while simultaneously addressing hardware-level faults.

Pranav Bellur, Rohan Das, S. Karthikeyan · 0 citations
Preprint Oct 2026

Protecting CPU AI On Edge TEEs: WebAssembly's Promise and Practical Challenges

AI models on edge hardware contain important intellectual property (IP), but an adversary can steal it when they achieve root access. Trusted Execution Environments (TEE) like Arm TrustZone protect against these Operating System (OS) level attacks. However, they are challenging to use. More precisely, it is difficult t...

Friedrich Vandenberghe, Lachlan J. Gunn, B. Volckaert et al. · 0 citations
Preprint Sep 2026

Demystifying Gate-Level Localization of RTL Trojans

It is shown that RTL Trojans exhibit stable structural and signal-flow patterns post-synthesis, enabling effective detection through targeted heuristics rather than generic ML feature learning.

Navid Nader Tehrani, Azadeh Davoodi, R. Topaloglu · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.