CDCA: a column-serial and dual-engine collaborative accelerator for depthwise separable convolution
Results show that CDCA provides a low-power FPGA design point for DSC acceleration, making it suitable for resource-constrained edge inference scenarios and improving energy efficiency through a dataflow-driven architecture.