Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement
Analog IC layout design remains a labor-intensive iterative process dominated by simulation-driven refinement. Although end-to-end layout generators accelerate initial placement and routing, they still require experts to manually tune layout optimization parameters with repeated post-layout simulations for stringent de...