Skip to content

Author

U. R. Tida

We have 1 of 42 papers

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Preprint Aug 2026

AgentDV: Closed-Loop Agentic AI for Hardware Design Verification

AgentDV is presented, a closed-loop agentic AI framework for automated RTL verification environment generation that transforms single-shot LLM testbench generation into a tool-grounded verification pipeline by combining LLM-guided analysis, testbench construction, simulation, coverage measurement, and iterative refinement.

Navya Goli, Junzhe Liu, Zhen-Ge Jia et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.