Catscan: Visualizing Pipelines of CPU Performance Simulation
Processor pipeline visualization tools are routine inside industry CPU teams, but few of them are described or released publicly. As a result, students, researchers, and other practitioners rarely see the tooling that processor architects use to debug performance before silicon. This paper describes two pieces of Amper...
Aaron Lindsay, Nicholas Kelly, Scott Witscher et al.
· 0 citations