Exploring a Layer-Wise Design Space for KV Cache Eviction
This work compositions existing eviction methods across Transformer layers and systematically exploring the resulting layer-wise design space establish layer-wise method composition as an exploitable, placement-sensitive design dimension for KV cache compression.