FPGA-Based State Evolution Architecture for Tamper Detection in Embedded Systems
A Field-Programmable Gate Array-based state evolution architecture that provides hardware-enforced one-way state updates, runtime tamper detection, and fail-secure containment and uses Ascon-Hash256, a National Institute of Standards and Technology standardized cryptographic algorithm for constrained devices.