We have 3 of 11 papers
We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.
Not the right person? Other researchers publish under this name.
Processor pipeline visualization tools are routine inside industry CPU teams, but few of them are described or released publicly. As a result, students, researchers, and other practitioners rarely see the tooling that processor architects use to debug performance before silicon. This paper describes two pieces of Amper...
PANEM is presented, a lightweight event-driven heuristic model that has guided four generations of commercial server-core development at Ampere Computing and shows that a calibrated, contention-aware abstraction can deliver practical predictive value for industrial design-space exploration at simulation costs similar t...
This work offers data-driven validation of SPEC's methodology, showing that the fidelity gap is not a flaw but a quantifiable consequence of enforcing portability, determinism, and CPU-centric measurement.
We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.
