Retention-Aware RISC-V ISA Extension and Memory Controller on FPGA for MLC NVM
This paper presents a novel memory controller architecture and a RISC-V instruction set extension to optimize MLC NVM write operations by balancing speed and retention time, and introduces a fast-store instruction in RISC-V to increasing write performance while addressing retention limitations.