Energy-efficient approximate multipliers and adders for multimedia computing applications: Design and evaluation of novel optimized arithmetic circuits with enhanced accuracy
This article proposes high-performance simplified approximate adders through logic-level reduction using the Cadence Genus Synthesis Solution at the 45 nm technology node and demonstrates enhanced error characteristics compared with existing designs.