Joris Tillet

Fast Constraint Extraction for Corrective Control under STL Specifications via Logical Dependency Tracking

Ensuring the satisfaction of Signal Temporal Logic (STL) specifications under uncertainty is challenging, as reachability-based monitoring provides guarantees but does not indicate how to restore satisfaction when it becomes indeterminate. A key difficulty is identifying which uncertain components actually affect globa...