Jiang-Nan Li

Cut Topology-Based FPGA Logic Architecture with Powerful Logic Capacity and Area Efficiency

This paper considers the topology of cuts rather than Boolean functions they represent and proposes a new 8-input PLB architecture, named FLAIC, which incurs only a slight area overhead compared to a 6-LUT while achieving logic capacity comparable to that of an 8-LUT.