Skip to content

Author

Farina Yasmeen

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Open access Aug 2026

A LOW-POWER AND AREA-EFFICIENT DESIGN OF A WEIGHTED PSEUDORANDOM TEST-PATTERN GENERATOR FOR A TEST-PER-SCAN BUILT-IN-SELF-TEST ARCHITECTURE

Test Pattern Generator (TPG) is an essential component in Built-In Self-Test (BIST) architectures, responsible for generating pseudorandom test patterns that can be weighted to improve fault detection efficiency while reducing the dependency on deterministic random number generators. This paper proposes a novel weighte...

Rubeena Begum, Farina Yasmeen · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.