We have 3 of 53 papers
We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.
Not the right person? Other researchers publish under this name.
Routing and switch placement are fundamental combinatorial optimization problems in chip design, requiring the joint optimization of routing topology and physical placement under strict structural, geometric and logical constraints. Existing approaches typically rely on carefully engineered heuristics that incorporate...
CutClean is a privacy-aware pruning method that allows to reduce privacy information flow through the network, while increasing its sparsity, and effectively minimizes private information flow while achieving high sparsity rates and preserving classification target accuracy.
This work proposes an efficient strategy that enables merging of layers without an existing analytical solution, and also without increasing kernel size, and validate the approach across multiple architectures and datasets, and measure inference speed-up gains on real embedded platforms.
We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.
