CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation
CHARGE is an automated framework for generating security properties for unverified RTL modules using CWEs and large language models using CWEs and large language models that leverages the hierarchical nature of CWE entries to improve accuracy when identifying security-critical assets in unverified RTL modules.